IEICE Electronics Express
Online ISSN : 1349-2543
ISSN-L : 1349-2543
LETTER
Design and implementation of a mixed-signal Boost converter with a novel multi-phase clock DPWM
Shiquan FanKe WangLi Geng
著者情報
ジャーナル フリー

2010 年 7 巻 14 号 p. 1091-1097

詳細
抄録
There exists a trade-off among resolution, area and power losses in controllers of switching DC-DC converters. In this letter, a mixed-signal Boost converter topology is presented to lower the resolution requirements of ADC and DPWM. In addition, by using time-multiplexing technology, a novel multi-phase clock DPWM is proposed. Design Compiler synthesis results indict that, compared with normal 1-phase clock DPWM, chip area and power consumption of the proposed 4-phase clock DPWM is reduced by 47.0% and 54.4%, respectively. The new DPWM is realized using FPGA and applied in a prototype Boost converter. Experimental results verify the functionality of the optimized DPWM.
著者関連情報
© 2010 by The Institute of Electronics, Information and Communication Engineers
前の記事 次の記事
feedback
Top