IEICE Electronics Express
Online ISSN : 1349-2543
ISSN-L : 1349-2543
Balanced low input impedances CMOS current comparator
Chun Wei LinSheng Feng Lin
著者情報
ジャーナル フリー

2012 年 9 巻 17 号 p. 1378-1383

詳細
抄録
This paper presents a continuous-time current comparator with low input impedance enhancing the accuracy of comparison. The proposed circuit employs low impedance common-gate structures as input stages and further uses common-source feedback structures to enable extremely reduction of input impedances. The input impedances are well designed to be balanced, so that the proposed design can be applied to perform precise comparison between two terminals with tiny varied currents. An implemented chip was fabricated by TSMC 0.35µm CMOS process with its input impedances and propagation delay are 66.8Ω, 66.6Ω and 2.5ns respectively while the average power consumption is about 1.64mW.
著者関連情報
© 2012 by The Institute of Electronics, Information and Communication Engineers
前の記事 次の記事
feedback
Top