IEICE Electronics Express
Online ISSN : 1349-2543
ISSN-L : 1349-2543
A gate sizing and transistor fingering strategy for subthreshold CMOS circuits
Morteza NabaviMaitham Shams
Author information
JOURNAL FREE ACCESS

2012 Volume 9 Issue 19 Pages 1550-1555

Details
Abstract

Parallel Transistor Stacks (PTS) has been shown to be an effective technique for improving the speed of digital circuits operating in the subthreshold region which comes at the cost of power consumption and area. However, our experience shows that using PTS is not beneficial in all cases. In this paper, we present a methodology to identify whether using PTS is beneficial (or not) in a particular CMOS technology and what transistor sizing can be employed to maximize the circuit speed. Our technique is based on analyzing the Current-Over-Capacitance (COC) ratio of PMOS and NMOS transistors. The results of incorporating the proposed methodology in a 4-bit comparator and a 19-stage inverter ring oscillator, using 90nm CMOS technology, illustrate 26% and 40% extra improvement compared to the blind use of PTS, respectively.

Content from these authors
© 2012 by The Institute of Electronics, Information and Communication Engineers
Previous article
feedback
Top