IEICE Electronics Express
Online ISSN : 1349-2543
ISSN-L : 1349-2543

この記事には本公開記事があります。本公開記事を参照してください。
引用する場合も本公開記事を引用してください。

Low-Power Shared Memory Architecture Power Mode for Mobile System-on-Chip
Junghwa KimJun-Ho HuhSoo-Yong KimSuk Won KimJoon-Sung Yang
著者情報
ジャーナル フリー 早期公開

論文ID: 11.20140205

この記事には本公開記事があります。
詳細
抄録
This paper presents dynamic power saving schemes for low power operation in the modem system shared memory architecture of mobile system-on-a-chip (SOC). Different power modes are considered to obtain the minimum power consumption in a modem operation. An electronic system level (ESL) virtual platform is implemented to verify the proposed scheme with real traffic data extracted from the actual phone. Experimental results show that the proposed method reduces the power consumption by 42% and 15% in 2G and 3G respectively.
著者関連情報
© 2014 by The Institute of Electronics, Information and Communication Engineers
feedback
Top