A Jitter Suppression Technique against data pattern dependency on High-Speed Interfaces for Highly Integrated SoCs

抄録

This paper proposes a jitter suppression technique for a high-speed interface macro by decreasing the disturbance onto a power node of the macro. The power node fluctuates in accordance with the output data pattern from the macro. Namely, it becomes lower at the dense data pattern and returns near to an initial value at the sparse data pattern. This fluctuation causes the jitter and deteriorates the data eye on the output node. The proposed scheme relaxes the dense and sparse pattern dependency by decreasing the fluctuation. Simulation results show a significant suppression of i) the power node fluctuation from 20mV to 8mV, and ii) the jitter from 160ps to 60ps on the data eye. Clear data eye openings were obtained at various data rates on actual measurements.