IEICE Electronics Express
Online ISSN : 1349-2543
ISSN-L : 1349-2543

この記事には本公開記事があります。本公開記事を参照してください。
引用する場合も本公開記事を引用してください。

An Efficient Design for General Mixed Radix FFT Processors
Cuimei MaHe ChenYijian LiuYanfei Wang
著者情報
ジャーナル フリー 早期公開

論文ID: 13.20160060

この記事には本公開記事があります。
詳細
抄録
A general mixed-radix FFT design for in-place strategy is derived and a low-complexity scheme for efficiently implementing mixed-radix FFTs is proposed. In this method, we develop an accumulator that can simply and practically generate addresses for the operands, as well as the twiddle factors. This approach extends the range of FFT size and reduces the hardware complexity of any non-power-of-two memory-based FFTs. Finally, the 3780-point FFT is taken an example to illustrate the validation of the proposed method.
著者関連情報
© 2016 by The Institute of Electronics, Information and Communication Engineers
feedback
Top