IEICE Electronics Express
Online ISSN : 1349-2543
ISSN-L : 1349-2543

この記事には本公開記事があります。本公開記事を参照してください。
引用する場合も本公開記事を引用してください。

Design considerations for ESD protection diodes in bulk FinFET technology
Dae-Yeol YouJaeho LeeKang-Il Cho
著者情報
ジャーナル フリー 早期公開

論文ID: 22.20240755

この記事には本公開記事があります。
詳細
抄録

This paper presents design considerations for electrostatic discharge (ESD) protection diodes in 5 nm bulk FinFET technology. Performance metrics of various diode structures, including gated diodes, STI diodes, and square diodes, are evaluated using 3D TCAD device simulations, focusing on thermal breakdown current, on-resistance, and parasitic capacitance. The simulation results are further analyzed to understand the physical mechanisms influencing these performance metrics. In terms of thermal breakdown current, simulation results indicate that the square diode exhibits the best performance, followed by the STI diode, and then the gated diode. Regarding parasitic capacitance, the STI diode demonstrates superior performance, followed by the square diode, and finally the gated diode.

著者関連情報
© 2025 by The Institute of Electronics, Information and Communication Engineers
feedback
Top