An EMC macro-model for LSIs, named the LECCS-core model, is under development for simulating high frequency noise in power supply currents. In this paper, the conventional LECCS-core model is extended by adding resistances in the ground connection of an LSI, in order to separate the core block and the analog block. The model parameters are identified using symbolic analysis and least-square optimization. Using this new model, the transfer impedances between different power supply pins can be simulated accurately. Additionally we derived the equivalent internal current sources by using that model. As a result, we confirmed that the internal current sources were improved. In conclusion, we confirmed that the configuration of the linear equivalent circuit and our modeling method can be applied widely to microcontrollers of the same block configuration.
J-STAGEがリニューアルされました! https://www.jstage.jst.go.jp/browse/-char/ja/
