抄録
This paper presents an optimization method of production efficiency about the placement time in the chip mounter system under one constraint. This constraint is that an operator specifies a chip mounter which has minimum placement time. Placement time changes greatly by the performance of the chip mounter and the configuration of the system. The problem is how to distribute parts and parts feeders to each chip mounter. We propose a distributing method by GA adopting the penalty method. Several numerical experiments about some systems composed of more than one chip mounter with different performance were done. It was confirmed that our proposed method had validity more than conventional method through the results of numerical experiment. Furthermore, those characteristics and validity are explained about the GA adopting simple penalty method (SPM-GA) and the GA adopting improved penalty method (IPM-GA) that a penalty is changed one after another with the progress of the generation.