J-STAGE Home  >  Publications - Top  > Bibliographic Information

IEICE Transactions on Electronics
Vol. E100.C (2017) No. 5 pp. 504-512



Regular Section

This paper presents accurate DC and high frequency power-supply rejection (PSR) models for low drop-out (LDO) regulators using different types of active loads and pass transistors. Based on the proposed PSR model, we suggest design guidelines to achieve a high DC PSR or flat bandwidth (BW) by choosing appropriate active loads and pass transistors. Our PSR model captures the intricate interaction between the error amplifiers (EAs) and the pass devices by redefining the transfer function of the LDO topologies. The accuracy of our model has been verified through SPICE simulation and measurements. Moreover, the measurement results of the LDOs fabricated using the 0.18 µm CMOS process are consistent with the design guidelines suggested in this work.

Copyright © 2017 The Institute of Electronics, Information and Communication Engineers

Share this Article