IEICE Transactions on Electronics
Online ISSN : 1745-1353
Print ISSN : 0916-8524
Special Section on Solid-State Circuit Design — Architecture, Circuit, Device and Design Methodology
A High-Speed PWM-Modulated Transceiver Network for Closed-Loop Channel Topology
Kyongsu LEEJae-Yoon SIM
Author information
JOURNALS RESTRICTED ACCESS

2021 Volume E104.C Issue 7 Pages 350-354

Details
Abstract

This paper proposes a pulse-width modulated (PWM) signaling[1] to send clock and data over a pair of channels for in-vehicle network where a closed chain of point-to-point (P2P) interconnection between electronic control units (ECU) has been established. To improve detection speed and margin of proposed receiver, we also proposed a novel clock and data recovery (CDR) scheme with 0.5 unit-interval (UI) tuning range and a PWM generator utilizing 10 equally-spaced phases. The feasibility of proposed system has been proved by successfully detecting 1.25 Gb/s data delivered via 3 ECUs and inter-channels in 180 nm CMOS technology. Compared to previous study, the proposed system achieved better efficiency in terms of power, cost, and reliability.

Information related to the author
© 2021 The Institute of Electronics, Information and Communication Engineers
Previous article Next article
feedback
Top