IEICE Transactions on Electronics
Online ISSN : 1745-1353
Print ISSN : 0916-8524
Regular Section
A New Built-in Self Test Scheme for Phase-Locked Loops Using Internal Digital Signals
Youbean KIMKicheol KIMIncheol KIMSungho KANG
著者情報
ジャーナル 認証あり

2008 年 E91.C 巻 10 号 p. 1713-1716

詳細
抄録
Testing PLLs (phase-locked loops) is becoming an important issue that affects both time-to-market and production cost of electronic systems. Though a PLL is the most common mixed-signal building block, it is very difficult to test due to internal analog blocks and signals. In this paper, we propose a new PLL BIST (built-in self test) using the distorted frequency detector that uses only internal digital signals. The proposed BIST does not need to load any analog nodes of the PLL. Therefore, it provides an efficient defect-oriented structural test scheme, reduced area overhead, and improved test quality compared with previous approaches.
著者関連情報
© 2008 The Institute of Electronics, Information and Communication Engineers
前の記事
feedback
Top