IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
Special Section on Design Methodologies for System on a Chip
Utilization of Path-Clustering in Efficient Stress-Control Gate Replacement for NBTI Mitigation
Shumpei MORITASong BIANMichihiro SHINTANIMasayuki HIROMOTOTakashi SATO
Author information
JOURNALS RESTRICTED ACCESS

Volume E100.A (2017) Issue 7 Pages 1464-1472

Details
Download PDF (959K) Contact us
Abstract

Replacement of highly stressed logic gates with internal node control (INC) logics is known to be an effective way to alleviate timing degradation due to NBTI. We propose a path clustering approach to accelerate finding effective replacement gates. Upon the observation that there exist paths that always become timing critical after aging, critical path candidates are clustered to select representative path in each cluster. With efficient data structure to further reduce timing calculation, INC logic optimization has first became tractable in practical time. Through the experiments using a processor, 171x speedup has been demonstrated while retaining almost the same level of mitigation gain.

Information related to the author
© 2017 The Institute of Electronics, Information and Communication Engineers
Previous article Next article

Recently visited articles
Journal news & Announcements
  • Please contact trans-a[a]ieice.org, if you want to unlock PDF security.
feedback
Top