J-STAGE Home  >  Publications - Top  > Bibliographic Information

IEICE Electronics Express
Vol. 10 (2013) No. 14 pp. 20130468

Language:

http://doi.org/10.1587/elex.10.20130468

LETTER

The traversal process in accelerated ray tracing algorithms requires many memory transactions of an acceleration structure. We present a pre-fetching system to pre-load potential node data into a cache. Experimental results show that the proposed scheme increases the performance of a cache system by reducing the cache miss rate.

Copyright © 2013 by The Institute of Electronics, Information and Communication Engineers

Article Tools

Share this Article