IEICE Electronics Express
Online ISSN : 1349-2543
ISSN-L : 1349-2543
LETTER
A new low-power butterfly unit for single-path delay feedback FFT architectures
Seung-Won YangJong-Yeol Lee
Author information
JOURNALS FREE ACCESS

2013 Volume 10 Issue 24 Pages 20130640

Details
Abstract

This paper presents a new low-power butterfly (BF) unit for single-path delay feedback FFT architectures exploited in multi-path FFT processors. In the proposed BF unit, the power consumption is reduced by replacing multiplexors connected to the outputs of adders in a conventional BF unit with AND gates at the inputs of the adders, which is possible by modifying BF operation. In bypass mode by using the AND gates to set an input of each adder to zero, we can reduce the switching activity in the adders and achieve additional reduction in power consumption. The proposed BF unit synthesized with a 0.13µm CMOS standard cell library achieves an average reduction of 24.8% in power consumption over the conventional BF unit.

Information related to the author
© 2013 by The Institute of Electronics, Information and Communication Engineers
Previous article Next article
feedback
Top