IEICE Electronics Express
Online ISSN : 1349-2543
ISSN-L : 1349-2543
LETTER
A modified post-TnL vertex cache for the multi-shader embedded GPUs
Jizeng WeiYisong ChangBingchao LiWei GuoJizhou Sun
Author information
JOURNALS FREE ACCESS

2015 Volume 12 Issue 10 Pages 20150314

Details
Abstract

The traditional post-TnL vertex cache (abbr. ‘post-VC’) in embedded GPUs (EGPUs) with only one vertex or unified shader does not fit to multi-shader EGPUs for two reasons. As multiple shaders run in parallelism, (a) the out-of-order vertex processing may raise the post-VC inconsistency that leads to cache the error data, and (b) it is very hard to detect in time which vertices are saved in the post-VC in the stage of vertex fetching, resulting in the low performance. In this paper, we propose a modified post-VC including a decoupling cache and a vertex batch in-order commit controller, which can guarantee that the data SRAM and index tag can be updated in-order according to the same replacement policy in the different stages of vertex processing. The function of the proposed post-VC is verified on a FPGA-based platform. Experimental results show that it increases the performance by an average of 172% and 80.6% compared to the EGPU without/with the traditional post-VC respectively at a little expense.

Information related to the author
© 2015 by The Institute of Electronics, Information and Communication Engineers
Previous article
feedback
Top