IEICE Electronics Express
Online ISSN : 1349-2543
ISSN-L : 1349-2543
LETTER
Gate-All-Around Silicon Nanowire Transistors with channel-last process on bulk Si substrate
Xiaolong MaHuaxiang YinPeizhen Hong
Author information
JOURNAL FREE ACCESS

2015 Volume 12 Issue 7 Pages 20150094

Details
Abstract

For the first time, a Gate-All-Around (GAA) Silicon Nanowire Transistor (SNWT) with one special nanowire channel-last (NCL) process technology on silicon (Si) substrate is reported. Different from the traditional approach that the nanowire channels are formed and released at the initial steps of the process flow, the NCL process features the release of nanowire channels in high-k/metal gate-last process during the integration of conventional bulk-Si FinFET. It provides a stable way for the introduction of nanowire transistors in the FinFETs process for mass productions. The fabricated n-type transistors with the effective nanowire diameter (DNW) of 12 nm∼17 nm and the gate length of 100 nm demonstrated excellent subthreshold characteristics (subthreshold swing = 64 mV/V and drain induced barrier lowering = 24 mV/V). Meanwhile, it’s found that the H2 baking process as well as the optimized interface gate oxidation on NW channels greatly improved the device’s SS and off-current parameters.

Related papers from these authors
© 2015 by The Institute of Electronics, Information and Communication Engineers
Previous article Next article
feedback
Top