IEICE Electronics Express
Online ISSN : 1349-2543
LETTER
A fast-locking harmonic-free digital DLL for DDR3 and DDR4 SDRAMs
Junsub YoonSeo Weon HeoJongsun Kim
Author information
JOURNALS FREE ACCESS

2017 Volume 14 Issue 2 Pages 20161020

Details
Abstract

A new digital delay-locked loop (DLL) for DDR3/DDR4 SDRAM is presented. The proposed digital DLL employs a new noise-tolerant triple (MSB-interval + binary + sequential) search algorithm for implementing a harmonic-free, fast-locking capability while retaining low jitter, low power performance, and a wide operating frequency range. The proposed DLL with duty-cycle correction is designed using a 38-nm CMOS process and occupies an active area of just 0.02 mm2. The DLL operates over a frequency range of 0.3–2.0 GHz and achieves a peak-to-peak jitter of 7.78 ps and dissipates 3.48 mW from a 1.1 V supply at 1 GHz.

Information related to the author
© 2017 by The Institute of Electronics, Information and Communication Engineers
Previous article Next article
feedback
Top