IEICE Electronics Express
Online ISSN : 1349-2543
ISSN-L : 1349-2543
LETTER
Design of electronic readout system for resistive anode based on FPGA
Yuchao SongWenwen ZhangJinkun ZhengYang YangYonglin BaiAnpeng LaJinyao Duan
著者情報
ジャーナル フリー

2024 年 21 巻 10 号 p. 20240117

詳細
抄録

This paper presents an electronic readout system based on the resistance anode, which is capable of processing the output signal from the resistance anode. This design divides the electronic readout circuit into two parts: analog circuit design and digital circuit design. The analog pre-processing circuit the electric charge signal from the resistive anode detector into a voltage signal and amplifies it and the digital part consists of a trapezoidal double-channel shaping algorithm implemented in FPGA. This design overcomes pulse pile-up at high count rates.

著者関連情報
© 2024 by The Institute of Electronics, Information and Communication Engineers
前の記事 次の記事
feedback
Top