An interstage gain calibration technique for pipelined ADCs exploiting complementary dithering and calibration windows detector

抄録

In this paper, a complementary dithering technique is proposed which utilizes LMS digital background calibration method to correct the interstage gain errors in pipeline analog-to-digital converters (ADCs). It not only has a better scattering effect on spectral spurs but also eliminates the increment of residual amplitude caused by dither injection, which will greatly alleviate the design requirements of residual amplifier. Simultaneously, the comparator resolving time nature is utilized to construct calibration windows, which averts the use of duplicate comparators and its digital logic is simple. Behavioral simulation results of 12-bit, 1.25GS/s pipelined ADC manifest that the proposed calibration technique enhances SNDR and SFDR from 44.27dB and 49.43dB to 70.8dB and 115.3dB respectively.