IEICE Electronics Express
Online ISSN : 1349-2543
ISSN-L : 1349-2543
A cost conscious performance model for media processors
Yaohua WangShuming ChenKai ZhangJianghua WanHu ChenSheng LiuXi Ning
著者情報
キーワード: SIMD, VLIW, Multi-core
ジャーナル フリー

2012 年 9 巻 11 号 p. 978-984

詳細
抄録
The combination of multi-core, SIMD and VLIW schemes is becoming prevailing in today’s media processor architectures. To achieve a deep insight into this trend, we propose a power conscious performance model based on the rationale of Hill and Marty’s model. Several representative media application kernels are evaluated on the proposed model. The evaluation result shows that: for none communication applications, a large number of small cores achieve optimal performance; for communication applications, architectures with reduced core count and increased core size is preferred. Meanwhile, by increasing the SIMD width, better power efficiency can be achieved for both types of applications at a small loss of performance.
著者関連情報
© 2012 by The Institute of Electronics, Information and Communication Engineers
前の記事 次の記事
feedback
Top