IEICE Electronics Express
Online ISSN : 1349-2543
ISSN-L : 1349-2543

この記事には本公開記事があります。本公開記事を参照してください。
引用する場合も本公開記事を引用してください。

A Novel Layout Placement Structure to Mitigate the Multi-Bit-Upset in 6T-SRAM Cell
Xu HuiZeng Yun
著者情報
ジャーナル フリー 早期公開

論文ID: 11.20140396

この記事には本公開記事があります。
詳細
抄録
A novel layout structure for the typical 6T-SRAM cell is designed to mitigate the single-event induced MBU. And three-dimensional technology computer-aided design (TCAD) numerical simulation is used to evaluate the MBU hardening performance of this novel layout structure. Compared to other layout structures, our proposed layout can effectively attenuate the single-event induced MBU in typical 6T-SRAM with little area and power penalty.
著者関連情報
© 2014 by The Institute of Electronics, Information and Communication Engineers
feedback
Top