IEICE Electronics Express
Online ISSN : 1349-2543
ISSN-L : 1349-2543

この記事には本公開記事があります。本公開記事を参照してください。
引用する場合も本公開記事を引用してください。

An Area-Efficient Design of Reconfigurable S-box for Parallel Implementation of Block Ciphers
Yang Jinjiang, Ge Wei, Cao Peng, Yang Jun
著者情報
ジャーナル フリー 早期公開

論文ID: 13.20160138

この記事には本公開記事があります。
詳細
抄録
A LUT with Hierarchical Structure (HS-LUT) is proposed in this paper to realize the unique nonlinear component, Substitution Box (S-box), of the block ciphers. Different types of S-boxes are analyzed and four important features of them are summarized. Then, custom 4R/1W memory is proposed as the storage unit of the reconfigurable S-box, and an example set of block ciphers is put forward to describe how to achieve a satisfactory structure of reconfigurable S-box. The proposed HS-LUT is applicable for different sets of ciphers and it is implemented under TSMC 40nm CMOS technology to compare with similar work. The comparison result shows that the proposed HS-LUT gains 6.88% to 51.76% area efficiency improvement.
著者関連情報
© 2016 by The Institute of Electronics, Information and Communication Engineers
feedback
Top