Generally, hardware description languages (HDLs) are used for FPGA design with register transfer level (RTL).However, since RTL design forces to cycle accurate design with strictly timing, it is inferior in design efficiency to software design.In this paper, we propose high-level synthesis from a functional language focused on higher-order functions.we utilize the higher-order functions as a hardware design pattern and evaluate its effectiveness of design.
