IEICE Electronics Express
Online ISSN : 1349-2543
ISSN-L : 1349-2543
LETTER
A 32-bit 16-program-cycle nonvolatile memory for analog circuit calibration in a standard 0.18µm CMOS
Jun Gyu LeeShoichi Masui
著者情報
ジャーナル フリー

2012 年 9 巻 6 号 p. 477-483

詳細
抄録
We propose a 32-bit 16-program-cycle nonvolatile memory fabricated in a standard 0.18µm CMOS technology based on a channel hot-electron trapping at the transistor gate sidewall. Its target application is calibration of RF/analog circuits for multiband/multimode communication systems, that demands in-field multiple-time programmability and data select-ability. The issue of the one-time programmability in the proposed memory cell is overcome by the addressing memory cell array, and the promised reliability is observed through the optimization of program and restore operations. The developed nonvolatile memory is applied to a dual-band PLL synthesizer with an area overhead of 8.5%.
著者関連情報
© 2012 by The Institute of Electronics, Information and Communication Engineers
前の記事 次の記事
feedback
Top