映像情報メディア学会技術報告
Online ISSN : 2424-1970
Print ISSN : 1342-6893
ISSN-L : 1342-6893
セッションID: IST2011-19
会議情報
A Hybrid CMOS/CCD ISAS (Image Signal Accumulation Sensor) : Technical Feasibility
Vu Truong Son DAOTakeharu ETOHKohsei TAKEHARAH. D. NGUYENKenji NishiMasatoshi KURETAMariko SEGAWAMasatoshi ARAI
著者情報
会議録・要旨集 フリー

詳細
抄録
A new ultra-high-speed image sensor "Hybrid CMOS/CCD ISAS" is presented. ISAS stands for "Image Signal Accumulation Sensor". A folded CCD is installed in each pixel, which serves as an in-situ memory for parallel recording at all pixels. The CCD is looped so that image signals captured at plural of capturing operations are automatically accumulated on the memory CCD. A CMOS readout circuitry is also installed in the pixel for fast and flexible signal readout. By directly reading out signals through the CMOS readout circuit without recording them in the in-pixel CCD memory, the sensor works as a conventional parallel and partial readout high-speed imager as well. A set of Z-shaped electrodes is proposed to fold the CCD and fabricate it with a standard CMOS process. Therefore, the sensor can be fabricated solely with a CIS process. Technical feasibility of the sensor is confirmed through simulations.
著者関連情報
© 2011 一般社団法人 映像情報メディア学会
前の記事 次の記事
feedback
Top