J-STAGE Home  >  Publications - Top  > Bibliographic Information

IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
Vol. E100.A (2017) No. 7 pp. 1503-1505



Special Section on Design Methodologies for System on a Chip

Task scheduling is one of the most important processes in the design of multicore computing systems. This paper presents a technique for scheduling of malleable tasks. Our scheduling technique decides not only the execution order of the tasks but also the number of cores assigned to the individual tasks, simultaneously. We formulate the scheduling problem as an integer linear programming (ILP) problem, and the optimal schedule can be obtained by solving the ILP problem. Experiments using a standard task-set suite clarify the strength of this work.

Copyright © 2017 The Institute of Electronics, Information and Communication Engineers

Share this Article