Journal of The Japan Institute of Electronics Packaging
Online ISSN : 1884-121X
Print ISSN : 1343-9677
ISSN-L : 1343-9677
Feasibilities on Microthin Underfill Technologies for Gap Less than 10μm Applied to Flip-Chip Bonding in 20μm Pitch
Yoshihiro TOMITATatsuya ANDONaotaka TANAKATomotoshi SATOKenji TAKAHASHI
Author information
JOURNAL FREE ACCESS

2001 Volume 4 Issue 7 Pages 607-614

Details
Abstract
The underfill process was examined to encapsulate the gaps less than 10μm in thickness between the 10-mm-square silicon chips and the interposer connected with 12μm bumps in 20μm pitch. The analysis by the finite element method (FEM) found that the filler particles in epoxy resin were necessary for the relaxation of the thermal stress on the top surface of the 50-μm-thickness thin silicon chip at the decrease of temperature, because the fillers could reduce the thermal stress contraction of the underfill resin. Then, the diameter of the filler particles incorporated in epoxy resin at 50% in weight was optimized as the 0.3pm in average and 0.35μm in maximum for the 3μm gap in thickness. As the results of the experiment on the encapsulation, it was confirmed that the optimum filler-dispersion could realize the underfill encapsulation for 20-μm-pitch flip-chip interconnections leading to the die-stacked 3D LSI.
Content from these authors
© The Japan Institute of Electronics Packaging
Previous article Next article
feedback
Top