A digital divider circuit module is proposed, which is easily cascadable to perform division for any word length. Many algorithms for division have been considered, but they are only valid within the division capability, and insofar as we know, there are not the cascadable dividers up to the present at least.
Now, the division usually have been performed by software and there are few one-chip dividers. The proposed divider is cascadable to perform division for any word length with out the use of external circuitry, therefore the number of cascaded modules can be changed dynamically, so that it is useful for a system, where many high speed divisions and less speed but high precision divisions coexist, as in the application to robot control and fuzzy control. In is also useful for macro cells as divider modules in VLSI, and we can design a system without restriction of the division capability.
The proposed method will have a important merit of making one-chip integrated dividers.
抄録全体を表示