IEICE Electronics Express
Online ISSN : 1349-2543
ISSN-L : 1349-2543
Volume 2, Issue 15
Displaying 1-2 of 2 articles from this issue
  • Tomohiko Ito, Takeshi Ueno, Daisuke Kurose, Takafumi Yamaji, Tetsuro I ...
    2005 Volume 2 Issue 15 Pages 429-433
    Published: 2005
    Released on J-STAGE: August 10, 2005
    The optimum bit/stage configuration is an important issue in the design of a low-power pipeline analog-to-digital converter (ADC). Prior to this work, power considerations based on a linear-model have been reported [1]. In this letter, the slew-rate limitation, a non-linear effect, is taken into consideration in low-power design. In the case of a 10-bit, 200-MSPS ADC using 90-nm CMOS technology, the lowest power bit-arrangement was found to be 1.5bit/stage. A test chip was fabricated for confirmation, and a power dissipation of 105mW was achieved.
    Download PDF (134K)
  • Hiroshi Yoshida, Takehiko Toyoda, Tadashi Arai, Hiroshi Tsurumi
    2005 Volume 2 Issue 15 Pages 434-439
    Published: 2005
    Released on J-STAGE: August 10, 2005
    We present evaluation results for DC offset in the direct conversion receiver for W-CDMA with low current consumption. Measured results indicate that steady-state DC offset is suppressed to less than 30mV and transitional variation in DC offset with gain change is limited to around 100mV. The computer simulation revealed that negligible degradation in bit error rate (BER) performance due to the DC offset transition occurs with the proposed receiver.
    Download PDF (244K)