IEICE Electronics Express
Online ISSN : 1349-2543
ISSN-L : 1349-2543
Volume 17 , Issue 6
Showing 1-5 articles out of 5 articles from the selected issue
LETTER
  • Zhenxiang Wang, Xianzhao Xia
    Type: LETTER
    Subject area: Integrated circuits
    2020 Volume 17 Issue 6 Pages 20190692
    Published: 2020
    Released: March 25, 2020
    [Advance publication] Released: January 31, 2020
    JOURNALS FREE ACCESS

    In this letter, an experiment is designed to validate the soft ESD failure. The capacitive transimpedance amplifier (CTIA) circuit used in the hybrid integrated infrared sensor is chosen as the prototype for its characteristic of ESD-protection-device-free. The experiments show that under the ESD event with the rising pulse voltage, the induced leakage current in the CTIA circuit increase as well. As the pulse voltage exceeds one certain threshold point, the CTIA circuit fails to work anymore. The EMMI measurement helps to demonstrate the existence and location of the leakage path.

    Download PDF (2357K)
  • Changzhi Yu, Himchan Park, Qiwei Huang, Daewung Lee, Hyunmook Kim, Hyu ...
    Type: LETTER
    Subject area: Integrated circuits
    2020 Volume 17 Issue 6 Pages 20200024
    Published: 2020
    Released: March 25, 2020
    [Advance publication] Released: February 26, 2020
    JOURNALS FREE ACCESS

    This paper presents an all-digital half-rate referenceless CDR with a single direction frequency acquisition achieved. Thanks to asymmetric binary phase detector (ABPD), compared with existed inverse alexander phase detector (IAPD), we changed the input-output characteristic to enable accumulated phase error point in the same direction when frequency error happens while the output of IAPD has no directivity. Once the frequency of the digital controlled oscillator (DCO) enters the pull-in range of the CDR loop, the phase is automatically locked. To improve jitter tolerance (JTOL) performance further, IAPD logic is enabled, and ABPD is disabled after locking. The prototype was implemented in a 28 nm low power CMOS process with a data rate tracking range of 9–11 Gb/s. The measured JTOL is 0.35 UI at high frequency with PRBS31 input data pattern.

    Download PDF (2139K)
  • Tetsufumi Tanamoto, Chika Tanaka, Shinichi Takagi
    Type: LETTER
    Subject area: Electron devices, circuits and modules
    2020 Volume 17 Issue 6 Pages 20200025
    Published: 2020
    Released: March 25, 2020
    [Advance publication] Released: February 26, 2020
    JOURNALS FREE ACCESS

    The tunnel field-effect transistor (TFET) is one of the promising transistors which is expected to replace some complementary metal-oxide semiconductor (CMOS) circuits. Here, we apply a SPICE simulation of a Si TFET using high-K gate insulator to a simple circuit of 32-kHz crystal oscillator and compare the power consumption of Si TFET with conventional CMOSs calculated from the predictive transistor model (PTM). We considered L = 65-nm and L = 90-nm devices based on a table model whose values are derived from technology computer aided design (TCAD) calculations. We show that the power consumptions of TFETs are about 22.3%∼38.6% lower than those of CMOSs for L = 65-nm devices, and we show the 13.6%∼36.1% lower power consumption of TFETs for L = 90-nm devices.

    Download PDF (1999K)
  • Wentao Xu, Ning Wu, Fen Ge
    Type: LETTER
    Subject area: Integrated optoelectronics
    2020 Volume 17 Issue 6 Pages 20200045
    Published: 2020
    Released: March 25, 2020
    [Advance publication] Released: March 10, 2020
    JOURNALS FREE ACCESS

    Wavelength division multiplexing (WDM) mesh-based optical network on chip (ONoC) have recently received considerable attention due to their regular topology and higher throughput. However, available wavelengths are finite resources. Thus, to minimize the number of wavelengths, this letter proposes an efficient WDM mesh-based ONoC mapping approach, which is based on a particle swarm optimization algorithm. Experimental results reveal that our proposal has a positive effect in minimizing the number of wavelengths needed compared to random mapping. The tradeoff between the number of wavelengths and the network size is also investigated, and it is found that increasing the network size can reduce the number of wavelengths needed. Meanwhile, the experiments show that the structure has better network performance and less communication resource utilization.

    Download PDF (1358K)
  • Yufei Sun, Yanzhao Ma, Kai Cui, Song Fang, Yue Yin, Xiaoya Fan
    Type: LETTER
    Subject area: Integrated circuits
    2020 Volume 17 Issue 6 Pages 20200047
    Published: 2020
    Released: March 25, 2020
    [Advance publication] Released: March 10, 2020
    JOURNALS FREE ACCESS

    An accurate programmable average inductor current limit method for buck DC-DC converters with peak current mode (PCM) control is presented. A Gm-C filter is used to sense the voltage drop across a current sensing resistor in series with the inductor. Then, the voltage drop is converted into a current signal by a voltage-to-current (V2I) converter. The converted current signal is superposed on the output of the error amplifier to adjust the peak inductor current. The buck converter has been designed with 0.18 µm BCD process. The current limit value is designed 1 A/2 A for the sensing resistor of 50 mΩ/25 mΩ, respectively. When the the equivalent load resistance steps from 10 Ω to 2.5 Ω/1.67 Ω, the simulation results show that the average inductor current increases from 500 mA to 0.9 A/1.8 A for the sensing resistor of 50 mΩ/25 mΩ, respectively.

    Download PDF (1489K)
feedback
Top