IEICE Electronics Express
Online ISSN : 1349-2543
ISSN-L : 1349-2543
Search
Advanced search
OR
Browse
Search
Volume 4, Issue 19
Displaying 1-5 of 5 articles from this issue
Show all abstracts
    • |<
    • <
    • 1
    • >
    • >|
LETTER
  • Modeling and analysis of inter-symbol interference (ISI) jitter
    Kyung Ki Kim
    2007 Volume 4 Issue 19 Pages 582-587
    Published: 2007
    Released on J-STAGE: October 10, 2007
    DOIhttps://doi.org/10.1587/elex.4.582
    JOURNAL FREE ACCESS
    Show abstractHide abstract
    This paper presents a novel modeling and analysis of inter-symbol interference (ISI)jitter in serial data channels either between chips or on chip. The simulation results show that ISI jitter is dependent on pole location, settling time, and damping ratio of the data serial channel. Based on the proposed ISI jitter model, the effect of the ISI jitter on other jitter components is illustrated along with realistic simulation results.
    View full abstract
    Download PDF (509K)
  • High sensitivity APD burst-mode receiver for 10Gbit/s TDM-PON system
    T. Nakanishi, K-I. Suzuki, Y. Fukada, N. Yoshimoto, M. Nakamura, K. Ka ...
    2007 Volume 4 Issue 19 Pages 588-592
    Published: 2007
    Released on J-STAGE: October 10, 2007
    DOIhttps://doi.org/10.1587/elex.4.588
    JOURNAL FREE ACCESS
    Show abstractHide abstract
    In order to replace existing TDM-PON (TDM-Passive Optical Network) systems by new PON (10G-PON) systems providing 10Gbit/s access in a flexible manner, it is necessary to realize loss budgets that are not less than those of existing PON systems. In this paper, we propose a new 10Gbit/s APD burst-mode receiver, which attains the sensitivity of -24.8dBm and the dynamic range of 17.8dB. When forward error correction (FEC) is employed, the corresponding values are -29.8dBm and 22.8dB; the resulting loss budget of 29dB satisfies the requirement for new PON systems.
    View full abstract
    Download PDF (315K)
  • MAC protocol based on cross-layer design methodology for fast link in wireless communication systems
    Shoko Ohteru, Keiji Kishine, Haruhiko Ichino
    2007 Volume 4 Issue 19 Pages 593-599
    Published: 2007
    Released on J-STAGE: October 10, 2007
    DOIhttps://doi.org/10.1587/elex.4.593
    JOURNAL FREE ACCESS
    Show abstractHide abstract
    A novel protocol for point-to-point data transfer services on a wireless network is proposed. The protocol is designed using cross-layer design methodology, which makes the time from the start of connection setup to the start of data transfer 200 times shorter and the maximum throughput up to 1.4 times higher than those of the conventional WLAN. It also provides robust connection under degradation of signal quality.
    View full abstract
    Download PDF (238K)
  • A compact HSPICE macromodel of resistive RAM
    Jin-Gu Lee, Dae Hwan Kim, Jae Gab Lee, Dong Myong Kim, Kyeong-Sik Min
    2007 Volume 4 Issue 19 Pages 600-605
    Published: 2007
    Released on J-STAGE: October 10, 2007
    DOIhttps://doi.org/10.1587/elex.4.600
    JOURNAL FREE ACCESS
    Show abstractHide abstract
    A compact but accurate HSPICE macromodel for single-bit resistive RAM (ReRAM) is proposed in this paper. This compact macromodel uses the minimum number of circuit elements to improve the HSPICE simulation speed. And, the macromodel is verified to show very good agreement with the measurements due to voltage-controlled resistors used as the SET and RESET resistors in the macromodel describing well the complicated current-voltage relationship of the ReRAM. An extended version of the macromodel is also proposed and verified for multi-bit ReRAM, where its SET resistance and RESET voltage can vary according to the SET pulse width applied to the ReRAM.
    View full abstract
    Download PDF (433K)
  • Ultra-low voltage high-speed Schmitt trigger circuit in SOI MOSFET technology
    Kyung Ki Kim, Yong-Bin Kim
    2007 Volume 4 Issue 19 Pages 606-611
    Published: 2007
    Released on J-STAGE: October 10, 2007
    DOIhttps://doi.org/10.1587/elex.4.606
    JOURNAL FREE ACCESS
    Show abstractHide abstract
    This paper proposes a novel ultra-low voltage and high speed Schmitt trigger circuit designed in silicon-on-insulator (SOI) technology. The proposed circuit is designed using dynamic threshold MOS (DTMOS) technique and multi-threshold voltage CMOS (MT-CMOS) technique to reduce power consumption and accomplish high speed operation. The experiment shows the proposed Schmitt trigger circuit consumes 4.68µW at 0.7V power supply voltage and the circuit demonstrates the maximum switching speed of 170psec.
    View full abstract
    Download PDF (314K)
    • |<
    • <
    • 1
    • >
    • >|
feedback
 Top